ABSTRACT
INTRODUCTION
Today more than ever aviators are presented with a barrage of information. Victory in the air increasingly hinges on who can absorb data and utilize it effectively. Toward this end, our warfiglhters require the fastest and most advanced cockpit displays we can produce with current technology. At the same time, the Air Force must acknowledge limited funds and embrace ideas such as employing Commercial Off The Shelf parts (COTS). This paper outlines a program to substantially improve today's cockpit display capabilities with a high performance and cost effective mix of COTS parts and internally researched custom components.
Current front-line fighters display two dimensional, monochromatic images on multiple displays driven by several different rendering sources and systems. The Panoramic Cockpit Control and Display System (PCCADS) 2000 study indicated that large, high resolution images can improve fighter pilots' reaction time [ 11. This is achieved by bringing the large number of disjointed displays and classic "steam gauges" into an integrated, unified display environment using standard information formats such as common colors, icons, etc. This progression is illustrated in Figure 1 . The study also indicated that information presented in 3-D can convey much more information than current 2-D displays. The graphics processing system shown in Figure 2 , is based on the CDG analysis done by Honeywell described in their final report 131. The The new display system will integrate digital video with 3-D and 2-D color images in one or two large displays and k compatible with head mounted displays. This generator will be capable of rendering icons, maps, perspective view, and real world digital map generation. The system will have a minimum amount of latency and will be capable of 500,000 3-D triangles per second. It will render over 1,000,000 anti-aliased, 2-D vectors per second. A complete set of system requirements is described in the Cockpit Display Generator (CDG) program review [2] . Table 1 shows the major differences between current systems and our proposed system. system is divided into four major processing areas.
The first function is a Data Server which can be performed by an Intel Pentium processor. This component serves as the high level controller for the system; it accepts data from the radar, sensors, and also from world maps from the mission planning computer. The second function can he executed with four Analog Devices' SHARC chips. These act as both the Geometry Engine, performing coordinate transformations, and the Polygon Manager, doing lighting, clipping, and similar functions. The third function performs two tasks: the Tile Flow Manager, which sorts and sends the frames to the RenderedSmart Memory and the Vertex to Planar converter which transforms the incoming data into the correct format for the RenderedSmart Memory.
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Two Texas Instruments' C-80 processor chips will perform these functions. The final component of the system is the RenderedSmart Memory. This portion is responsible for edge detection, hidden surface removal, shading, and alpha blending.
As described above, most of the functions shown in ] Figure 2 can be performed with COTS chips withlout sacdicing latency or speed. The rendering function is the system bottleneck because it requires more processing power than is available using CUTS parts. This is where our research efforts have focused. The solution we are enacting is called the Enhanced Memory Chip (EMC) and is described in the next section.
ENHANCED MEMORY CHIP
With current COTS chips the RenderedSmart Memory functions of the CDG system would not be capable of achieving the processing goals required in this system. In order to solve this, a custom ASIC chip (EMC) was designed. The main reason the EMC outperfoims COTS chips is its exploitation of the inherently regular structure needed in pixel processing. This is done by rendering multiple pixels simultaneously with a masively parallel Single Instruction Multiple Data (SINID) architecture. The architecture is based on the University of North Carolina's (UNC) Pixel Planes V design [4] . This architecture calls for a "Smart Memory", meaning that the memory for each pixel has a corresponding Arithmetic Logic Unit (ALU) and multiplier. Every pixel operates from the same control lines, but they process their individual data simultaneously. The drawback of this architecture is that the number of pixels needed grows quickly as the displays become larger. With a normal screen of 1024x1280 pixels, over one million ALUs, Memory, and Multipliers are needed, resulting in over 2,00() chips in the Pixel Planes IV architecture [SI. Not only is this an unacceptalble number of chips for the small space available in a cockpit, but it is also an inefficient use of resources. When a typical image is rendered, some portions of the screen are very active while others have little or no information. As a result, many of the 2,000 chips idle until the heavily loaded chips are finished.
The solution enacted by WUELED is to divide the display into smaller regions which are then rendered consecutively by the same EMC. By rendering one area at a time, the EMC will not idle if an area of the display has low activity. Mter all screen regions are rendered the next image can be processed. In addition to higher utilization, this adaptation allows the EMC chips to be smaller and faster. It also makes the system easily expandable; by simply adding more EMC chips higher throughput can be achieved or a larger display can be supported. The basic screen portion covered with our chip was chosen by Honeywell to be 8x8 pixels [3] . There are a total of 32 of these 8x8 blocks in the current system. The basic 8x8 block is shown in Figure 3 . ith this architecture, each of the 8x8 pixels has 64 bits of memory containing information on Z-buffering, Red, Green, and Blue color data, and Alpha shading. The memory is double buffered to allow processing sf the current images' information while the last frame's data is still being written out. The 8,192 bits of data are shown in Figure 3 as the Memory block. This block can be written to or read from the ALU. The memory also is responsible for writing the final pixel information off chip.
The 64 ALUs are represented by the ALU sub-block in Figure 3 . The &U's perform all the pixel calculations and are responsible for controlling when and if the results are written to the memory. They accept data from the output of the ALUs, the memory block and from the Multiplier tree.
The final component of the design is the multiplier tree. This concept, developed by the UNC design team, greatly reduces the circuitry required in performing 64 bit serial multiplies. The original design requires 384 multiplier cells, but by implementing the multiplier tree it is reduced to 127 for an 8x8 block.
The entire EMC design was described and modeled in VHISC Hardware Description Language (VHDL) by in-house designers. The VHDL was simulated with realistic test vectors representing real-world data to insure the chip would perform correctly when fabricated. The same VHDL code was then synthesized to schematic format. The schematic format is a netlist of common Register Transfer Level (RTL) components that directly maps to the actual circuitry on the chips. This netlist was then automatically arranged for proper fabrication using a place and route tool. The result is a layout ready to be sent to a fabrication facility for silicon processing. This design flow is completely automated from the design description in VHDL to the final layout description. The reliance on tool automation drastically reduces the engineering cost associated with designing a new chip. This design environment allows testing at every stage of the design: the VHDL level, netlist level, and layout level. Aiso, by evaluating this design flow the design earn at Wright Labs gains valuable experience in CAD tool use which can he applied to contracts and tool development programs.
SUMMARY
The Cockpit Display system described in this paper will greatly enhance the display capabilities of tomorrow's fighters and meets the processing goals desired for the next generation of display systems. Improvements in cost, size, weight, and ruggedness over current commercial graphics workstations make the insertion sf this technology into cockpits possible. The careful use of COTS chips in this design will result in cost savings to the Air Force and insure future growth as revisions of these commercial chips are released.
The use of automated design tools and in-house design talent greatly reduces the EMC design costs. The remaining system bottlenecks were alleviated with intelligent partitioning of the image data and with the speed gained by a custom chip with massive parallelism.
